K. Palaniappan, and
IEEE Workshop Signal Processing Systems (SiPS),
Multidimensional synchronous dataflow (MDSDF) provides an effective model of computation for a variety of multidimensional DSP systems that have static dataflow structures. In this paper, we develop new methods for optimized implementation of MDSDF graphs on embedded platforms that employ multiple levels of parallelism to enhance performance at different levels of granularity. Our approach allows designers to systematically represent and transform multi-level parallelism specifications from a common, MDSDF-based application level model. We demonstrate our methods with a case study of image histogram implementation on a graphics processing unit (GPU). Experimental results from this study show that our approach can be used to derive fast GPU implementations, and enhance trade-off analysis during design space exploration.
author = "L. Wang and C. Shen and G. Seetharaman and K. Palaniappan and S. Bhattacharyya",
title = "Multidimensional dataflow graph modeling and mapping for efficient GPU implementation",
year = 2012,
booktitle = "IEEE Workshop Signal Processing Systems (SiPS)",
pages = "300--305",
keywords = "parallelization, gpu, tracking, fmv, motion, features, dod",
doi = "10.1109/SiPS.2012.10",
url = "http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=6363272"
L. Wang, C. Shen, G. Seetharaman, K. Palaniappan, and S. Bhattacharyya. Multidimensional dataflow graph modeling and mapping for efficient GPU implementation. IEEE Workshop Signal Processing Systems (SiPS), pages 300--305, 2012.